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Data logging at an upgraded KEKB accelerator or the J-PARC facility, currently under commission, requires
a high density data acquisition platform with integrated data reduction CPUs. To follow market trends, we
have developed a DAQ platform based on the PCI bus, a choice which permits a fast DAQ and a long expected
lifetime of the system. The platform is a 9U-VME motherboard consisting of four slots for signal digitization
modules, readout FIFOs for data buffering, and three PMC slots, on one of which resides a data reduction
CPU. We have performed long term and thermal stability tests. The readout speed on the platform has been
measured up to 125 MB/s in DMA mode.
1. INTRODUCTION
The Belle collaboration [1] has established the va-
lidity of the Kobayashi-Maskawa scheme of CP vio-
lation and has measured various quantities in B me-
son decays [2]. These measurements have been fa-
cilitated by the KEKB accelerator [3], which is an
e+e− collider with a remarkable luminosity greater
than L > 1034 cm−2s−1. To extend the physics cov-
erage to precise determination of the CKM matrix el-
ements, as well as a search for new physics, we are
planning a significant upgrade of the experiment for
operating at a luminosity of L > 1035 cm−2s−1.
Concurrently, planning for experiments at a high in-
tensity proton beam facility, J-PARC, which utilizes
fixed target [5] collisions, is maturing. This experi-
mental complex enables us to explore physics topics
such as neutrino mass difference or CP violation, as
well as a precise determination of ǫ′/ǫ in K meson
decays.
In the high-luminosity experiments the level-1 trig-
ger rate and the data size per event will increase to
∼ 10 kHz and 50-100 kB, respectively, and an overall
requirement for the data acquisition system (DAQ)
is typically estimated as 500-1000 MB/s. To match
these boundary conditions, several DAQ components
need to be developed: triggers, timing distributors,
DAQ platforms, computer farms, etc.
1.1. Overview of Current Belle DAQ
Figure 1 illustrates global data flow through the
current Belle DAQ system [6]. Hit signals from the
Belle detector are transferred to electronics hut via
differential or other cables. In the electronics hut,
hit signals are converted from analog to digital at the
DAQ platform and are stored in an event buffer to
minimize dead-time. These data are then fetched by
CPUs and experience pedestal subtraction, data sup-
pression, and data formatting. The formatted data
are sent to an event builder to be combined into a
single event record. Output from the event builder
is then transferred to the online computer farm. At
the online computer farm, data formatting, calibra-
tion, event reconstruction, and event filtering, known
collectively as level-3 trigger processing, is performed.
As the final step, the online computer farm transfers
the data to a mass storage system.
A level-1 hardware trigger module is drawn in Fig-
ure. 1. Each sub-detector generates trigger signals
(known as level-0 triggers), which are fed to global
decision logic, which determines whether the event
should be acted upon or discarded. This trigger deci-
sion is first fed to a sequence controller that ensures a
correct timing handshaking by detecting “busy” sig-
nals from each DAQ platform. The sequence con-
troller routes the trigger signal to the trigger timing
distributor, which then fans-out trigger signals to the
DAQ platforms to initiate the data fetch by the CPUs.
1.2. Design of a New DAQ Platform
To minimize bandwidth from the detector, data size
should be reduced as much as possible. There are two
major trends of data reduction: one is complex trig-
gering at lower levels, while the other is a data re-
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Figure 1: An illustration of the global data flow of the current Belle DAQ system.
duction by online processors. To save limited human
resources, we are encouraged to use commercial prod-
ucts. From the view point of the market trends, ASICs
(Application-Specific Integrated Circuits) are becom-
ing very popular; however, an evolutionary storm in
the computer market is also brewing. Considering
these matters, we have decided to develop a new DAQ
platform equipped with CPUs for data compression.
The internal bus of the platform should be fast.
The PCI bus can perform up to 133 MB/s, which
is faster than the VME bus, upon which the current
Belle DAQ system is based. The PCI bus also has
an advantage in compactness and modularity by pro-
viding a mezzanine card standard, known as PMC –
PCI mezzanine card. Since the data size is expected
to triple, a smaller unit platform is preferred so as to
keep the space requirements within the electronics hut
manageable. The modularity of the PMC is especially
beneficial when considering upgrade of the processor
PMC module. Moreover, because the PCI bus has
spread so widely throughout the world, it is unlikely
to die quickly and current new technologies show little
promise to improve on it. Thus we can aim for a long
lifetime of the PCI-based DAQ platform, while using
newest products.
Higher luminosity consequently requires a pipelined
DAQ system. It is necessary for the platform to be
equipped with readout FIFOs to buffer events.
In summary, we have chosen an on-board DAQ plat-
form based on the PCI bus [7], which contains a CPU
for data compression and readout FIFOs for event
buffering.
2. COMMON DAQ PLATFORM
The new DAQ platform consists of two compo-
nents, the COPPER (COmmon Pipelined Platform
for Electronics Readout) and the SPIGOT (Sequenc-
ing Pipeline Interface with Global Oversight and Tim-
ing). The COPPER is a 9U-VME sized card which
serves as the platform for interfacing the front-end
specific electronics, via a data compression CPU, to
the event builder. Detector input connections are
made through FINESSE (Front-end INstrumentation
Entity for Sub-detector Specific Electronics) A/D con-
version modules, which transfer their data to readout
FIFOs instrumented on the COPPER board. The
SPIGOT, which interfaces with the COPPER at its
backplane (rear) side, is a 6U-VME sized board which
includes a trigger module that issues trigger decisions
to the FINESSE daughter-cards on the COPPER. In
the following subsections, we give description of the
COPPER and the SPIGOT.
2.1. COPPER
Figure 2 shows a block diagram of a single COP-
PER board. The COPPER is a 9U-VME sized board.
It is equipped with four slots for FINESSE modules,
readout FIFOs, and three PMC slots connected to the
PCI bus. A processor module for the data compres-
sion resides at one of three PMC slots.
Detector hit signals are first put into one of (up
to) four FINESSE cards, at which the signals are dig-
itized. Upon receipt of a level-1 trigger by the FI-
NESSE from a trigger module on the SPIGOT, the
FINESSE pushes data into the readout FIFOs. Each
readout FIFO is connected to the local bus on the
COPPER. A local-PCI bus bridge, PCI9054 [8], col-
lects data from the FIFOs and transfers them to the
main memory in the processor module on the PCI bus
using DMA.
A local bus sequencer on the local bus counts the
number of words in each readout FIFO associated to
every trigger to provide the event size to the processor
module and to throttle the level-1 trigger when the
FIFOs get full.
In the processor module, complicated data compres-
sion is performed: pedestal subtraction, zero suppres-
sion, and data formatting. Formatted data is subse-
quently transferred from the processor via an external
link device to the event builder.
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Figure 2: A block diagram of the COPPER board.
Figure 3: A photograph of the COPPER board, with various functional components and interfaces indicated.
The COPPER has RJ45 port so that the processor
module on the COPPER can be operated through the
network. The COPPER also has a VME-PCI dual
port memory to be redundantly operated from the
VME master module and to export the event data at
an very early stage of the system development.
The photograph of the COPPER is shown in Figure
3.
2.2. SPIGOT
The SPIGOT is a 6U-VME sized board upon which
is mounted a trigger module and up to two PMC mod-
ules, where one of two is intended to be used for PMC
link device, typically an Ethernet card, connected to
the event builder. The SPIGOT resides behind the
COPPER, mounted in a transition module location,
offset to align at the bottom of the P3 plane location.
The PCI bus on the SPIGOT is electrically connected
to the one on the COPPER via PCI-PCI bridge on
the COPPER.
The trigger module distributes a trigger timing and
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sampling clock to each FINESSE module, the signals
of which come from an upstream transmitter module.
The trigger module includes a trigger FIFO, which is
accessible to the processor via the PCI bus, to hold
an event counter and a trigger type. This trigger in-
formation is included in a header of each event by the
processor.
3. FINESSE
The FINESSE is a mezzanine card with dimensions
of 71.0×186.0 mm2 and is mounted on the COPPER.
Each FINESSE samples and digitizes detector hit sig-
nals according to either an external or internal clock,
holds digitized signals in its synchronous buffer, and
transfers the digitized data to readout FIFOs on the
COPPER upon receipt of a level-1 trigger signal. A
block diagram of the FINESSE is shown in Figure 4.
A photograph of a prototype FINESSE is shown in
Figure 5.
The FINESSE receives an external sampling clock
for A/D conversion continuously from the trigger
module in LVDS format, and stores the digitized sig-
nals to the synchronous buffer according to this clock.
Once the FINESSE receives a trigger, it freezes the rel-
evant contents of the synchronous buffer moves these
contents to a readout FIFO on the COPPER.
The FINESSE shall ensure a busy handshaking with
the trigger module. Upon receipt of a level-1 trigger,
each FINESSE shall assert trigger busy until all data
associated with the trigger are flushed to the readout
FIFO. Delivery of the next trigger by the trigger mod-
ule is suspended until all busy signals asserted by each
of four FINESSEs are cleared.
A/D conversion can be as accurate as 16 bits. To
utilize full PCI bandwidth, two data words are fetched
by the processor in parallel simultaneously. The first
16-bit data word appears in the lower 16-bits of the
local data bus and the trailing 16-bit word does in the
higher.
Write clocks to the readout FIFOs during busy as-
sertion are spied upon by a local bus sequencer to
count the number of stored words in the readout
FIFO.
4. PMC PROCESSOR MODULE
The PMC processor module on the COPPER re-
ceives data from the readout FIFOs, reduces the
data size, and sends this formatted data to the event
builder.
To develop the data reduction software easily, the
processor should be capable of handling a familiar op-
erating system such as Linux. It is also important
for us to choose a CPU that is on a concrete upgrade
path. Our answer for the processor module is to use
Intel processor based on a PC architecture.
Another constraint comes from the power consump-
tion. Because of the limited power supply capacity in
a standard VME crate and because of the limits im-
posed by air cooling, the power consumption by the
processor module should be less than 20 W.
We purchased EPC-6315 CPUs provided by
RadiSys Corp. [9], equipped with Intel Pentium III
processors operating with an 800 MHz clock. In this
configuration the processor consumes up to 17 W of
electrical power. Figure 6 is a photograph of the EPC-
6315.
We evaluated the performance of the EPC-6315 by
means of a pseudo-data-compression software. We
assume that each FINESSE converts 16-channels of
analog signal into 8-bit digital signals. If we set the
sampling rate and sampling window as 100 MHz and
500 ns, respectively, the required data processing rate
by the processor should be more than 32 MB/s at a
10 kHz trigger rate. The test software works with
Monte-Carlo-generated hit signals. It copies data
from a “virtual readout FIFO (memory)” to a work
area, subtracts pedestals, suppresses channels without
hits, and compresses data into hit timing and induced
charge. At 20% occupancy, the processing speed is
estimated 94 MB/s, which is marginal for our appli-
cation.
We are developing a network based boot-up mech-
anism to handle the large number of processors.
5. PERFORMANCE STUDY
We have studied long-term stability, thermal sta-
bility, and readout performance of the new DAQ plat-
form.
Figure 7 shows a block diagram of the test setup.
Data are generated on the prototype FINESSEs ac-
cording to a pre-defined table and are read by the
processor module (EPC-6315) on the COPPER. Af-
ter a data integrity test on the processor, the data are
transferred to the data receiver process running on the
Linux PC through a network interface module on the
SPIGOT. In the receiver process, event header/footer,
event counter, and the contents are checked. The
event counter should be same for the four FINESSE
modules and increase by 1 for each trigger. The data
contents should be consistent with the pre-defined ta-
ble. A 10 Hz random trigger is generated by the trig-
ger module on the SPIGOT and fed to the prototype
FINESSEs. Messages from the processor module are
monitored via a serial terminal.
We operated the DAQ platform in the room tem-
perature for 48 hours and in a thermostatic oven for
77 hours, varying the temperature from 10◦C to 50◦C.
We detected no errors in the receiver process. We con-
TUGT004
Computing in High Energy and Nuclear Physics, La Jolla, CA, USA, March 25, 2003 5
• Clock • Trigger
• Local Bus
• Trigger Busy
ADC/TDC Buffer
Setup 
Register
Detector Signals
Trigger Timing Distributor
Event FIFO
FINESSE
16-bit data × 2
Figure 4: A block diagram of the FINESSE. Digitized signals from the ADCs or TDCs are stored in a synchronous
buffer to minimize dead-time due to trigger latency.
Figure 5: A photograph of a prototype FINESSE.
Figure 6: A photograph of the PMC processor board, a
RadiSys EPC-6315.
clude the platform works stably for extended periods
and is tolerant of changes in the thermal environment.
We measured the data transfer speed on the COP-
PER from the readout FIFOs to the CPU main mem-
ory using DMA. We determined a transfer rate of
125 MB/s without DMA setup overhead, which cor-
responds to 94% of full PCI-32 perfomance. We will
continue to evaluate the system performance.
6. SUMMARY
A new DAQ platform is mandated for high-rate ex-
periments to operate at an upgraded KEKB and a
new J-PARC accelerator. To realize a long lifetime of
a DAQ platform while utilizing the newest products,
we have designed a platform motherboard based on
the PCI bus and with an on-board data compression
CPU, equipped with a moderate computational capa-
bility. Signal digitization modules, to be housed on
the motherboard, and a trigger distribution scheme
are also designed. The platform is measured to be
stable and has achieved DMA data transfer speeds of
125 MB/s.
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